Low-power speaker identification that enrolls new users and turns away strangers, for about one and a half millijoules per inference.
A smart speaker, hearable, or appliance should know who is talking: it should enroll new household members after it ships and treat strangers as guests. But today's TinyML pipelines run a power-hungry ANN on a microcontroller for every window of audio, which makes always-on, on-device recognition hard to fit into a wearable's battery. So HyVox splits the job at the speaker embedding. A spiking network on a neuromorphic chip embeds every window of the audio stream with sparse, event-driven compute, and a microcontroller holds the gallery and makes every decision. The two talk through just 32 spike counts per window, and together they use 13.5× less dynamic energy and 5.8× less total energy per inference than the most efficient embedded ANN.
Illustrative animation. The HyVox prototype runs on a Xylo Audio 3 board with an STM32L476 host; the devices show where the same chip-plus-MCU split could live. Energy uses the measured 1.63 mJ of dynamic energy per inference.
Always-on audio devices are moving beyond a fixed list of commands. A shared smart speaker adds household members after it is installed, a hearable recognizes its owner, and an appliance tailors its responses to whoever is speaking and treats strangers as guests. In every case, the speakers that matter are only known after the device ships.
The device listens continuously on a battery, so the network that turns every window of speech into speaker evidence runs at the highest duty cycle in the system.
TinyML pipelines run the audio path as an ANN on a von Neumann MCU, where memory and compute are separate: every multiply-accumulate fetches its weight and activation from memory. Repeated on every window, this data movement dominates the device's energy.
Event-driven chips remove that traffic, but they only run the network mapped onto them. They have no general-purpose compute to hold a changing gallery or enroll new speakers, and edge neuromorphic devices have at most 1,000 neurons.
A neuromorphic chip has no general-purpose compute, so it can't hold a gallery that changes at runtime. A microcontroller can hold one, but running the neural network there is costly, since every weight must be fetched from memory for every window of audio. HyVox gives each processor the part it does best.
The chip holds at most 1,000 spiking neurons and 31,744 int8 synapses, orders of magnitude below standard speaker encoders. Moving the embedding onto it raises four challenges, from designing the network to running it on silicon. Each piece of HyVox answers one, and each builds on the last.
Our answer: a hierarchical temporal abstraction backbone of 832 neurons that learns one synaptic time constant per neuron. Training decides how many neurons listen fast and how many listen slow, and cross-scale skips carry fast evidence to the slow stages.
+4.1 top-1 vs. SynNet at the same budgetOur answer: a 32-neuron spiking readout on the frozen backbone, pretrained on episodes that each enroll new speakers from a few windows and reject outsiders, exactly what the device does after deployment. Its spike counts are the embedding.
+5.7 top-1, −6.0 EER vs. closed-set trainingOur answer: train the backbone dense at 188.4k synapses, then prune it 6.5× to 29.0k with a per-synapse Fisher spike score ranked across all stages and skips. Meanwhile, the time constants settle onto the chip's bit-shift grid, and bitshift QAT recovers the accuracy.
6.5× fewer synapsesOur answer: a differentiable PyTorch replica of the chip's integer neuron update, derived from its cycle-accurate simulator. Gradient descent then tunes the exact int8 weights and integer thresholds the chip runs, under all of its limits at once.
Doubles on-chip top-1: 31% → 61%We evaluate on 20 accent-homogeneous Common Voice households whose speakers appear in neither training set. Each member enrolls from 60 s of speech; every 3 s a new decision is made from the latest three windows, and guests from outside the household must be rejected.
Baselines run as int8 models on an ultra-low-power STM32U575 MCU; HyVox runs on Xylo Audio 3 with its STM32L476 host. Both at 50 MHz, per inference.
Each piece against a simpler alternative, with the same budget, data and training.
HTA beats SynNet, the standard SNN for this chip, by 4.1 top-1 and 1.6 EER points. Giving every neuron one shared timescale costs 12 points, and removing the skip connections costs 6.
Training on episodes that enroll and reject, the way the device is used, beats standard closed-set training by 5.7 top-1 and 6.0 EER points. It also beats closed-form PCA and LDA readouts, and centring the spike counts adds 3.9 more.
Simply switching the trained network to the chip's integer bit-shift dynamics costs 37 points. Training for those dynamics with bitshift QAT recovers all of it.
The chip's event caps, hop delays, int8 grid and integer thresholds halve top-1 when the model is mapped directly. CAST recovers 29.5 of the 31.1 lost points. Retraining with the event caps alone reaches only 30.0.
HyVox shows that a neuromorphic chip can serve as the low-power embedding engine for open-set speaker recognition at the edge. The chip embeds every window, a small microcontroller enrolls, identifies and rejects, and users are added with a 64-byte write instead of retraining. Deployed on real hardware, it matches its PyTorch model while using 13.5× less dynamic energy than the most efficient embedded ANN.
@article{addy2026hyvox,
title = {HyVox: Rethinking Low-Power Voice Intelligence towards
Neuromorphic-von Neumann Edge Computing},
author = {Addy, Snehasis and Calle Ortiz, Eduardo and
Shenoy, Prashant and Nguyen, VP},
year = {2026}
}